Agner`s CPU blog

Software optimization resources | E-mail subscription to this blog | www.agner.org

Future instruction set: AVX-512
Author: - Date: 2017-10-20 05:54
Looks like Intel updated their manual to add a few more extensions for upcoming Icelake processors (probably releasing around 2019): https://software.intel.com/sites/default/files/managed/c5/15/architecture-instruction-set-extensions-programming-reference.pdf

Icelake will supposedly support:

* AVX512_VNNI: Vector Neural Network Instructions
* AVX512_VBMI2: Additional AVX512 Vector Bit Manipulation Instructions
* AVX512_VPOPCNTDQ: Vector POPCNT
* AVX512_BITALG: Support for VPOPCNT[B,W] and VPSHUF-BITQMB
* AVX512+VAES: Vector AES
* AVX512+GFNI: Galois Field New Instructions
* AVX512+VPCLMULQDQ: Carry-Less Multiplication Quadword

 
thread Future instruction set: AVX-512 new - Agner - 2013-10-09
replythread Future instruction set: AVX-512 new - Elhardt - 2013-10-25
last reply Future instruction set: AVX-512 new - Agner - 2013-10-26
replythread Future instruction set: AVX-512 new - Agner - 2014-10-08
replythread AVX512 Instruction Timing for Knigths Landing new - Jorcy Neto - 2016-06-21
last replythread AVX512 Instruction Timing for Knigths Landing new - Agner - 2016-06-22
last replythread AVX512 Instruction Timing for Knigths Landing new - Jorcy Neto - 2016-06-23
last reply AVX512 Instruction Timing for Knigths Landing new - Jorcy Neto - 2016-08-30
last replythread Future “vector+SIMD” extensions over AVX-512 new - Jorcy Neto - 2016-11-18
last replythread Future “vector+SIMD” extensions over AVX-512 new - Agner - 2016-11-18
last replythread Future “vector+SIMD” extensions over AVX-512 new - Jorcy Neto - 2017-06-21
last replythread Future “vector+SIMD” extensions over AVX-512 new - Jorcy Neto - 2017-06-26
last reply Future “vector+SIMD” extensions over AVX-512 new - Jorcy Neto - 2017-08-24
last reply Future instruction set: AVX-512 - - - 2017-10-20