Agner`s CPU blog

Software optimization resources | E-mail subscription to this blog | www.agner.org

Future “vector+SIMD” extensions over AVX-512
Author: Agner Date: 2016-11-18 11:42
McCalpin is surprised because this will "break the fundamental architectural paradigm", and so am I. It will be quite complicated to implement in hardware. I have wondered what the purpose of these instructions was, and McCalpin seems to have the answer. If these instructions are implemented in a successor of Knights Landing, they should be single micro-op because the Knights Landing has poor performance of microcode.

The new instructions are supported in my disassembler (objconv), but I am not sure about the assembly notation.

 
thread Future instruction set: AVX-512 new - Agner - 2013-10-09
replythread Future instruction set: AVX-512 new - Elhardt - 2013-10-25
last reply Future instruction set: AVX-512 new - Agner - 2013-10-26
replythread Future instruction set: AVX-512 new - Agner - 2014-10-08
replythread AVX512 Instruction Timing for Knigths Landing new - Jorcy Neto - 2016-06-21
last replythread AVX512 Instruction Timing for Knigths Landing new - Agner - 2016-06-22
last replythread AVX512 Instruction Timing for Knigths Landing new - Jorcy Neto - 2016-06-23
last reply AVX512 Instruction Timing for Knigths Landing new - Jorcy Neto - 2016-08-30
last replythread Future “vector+SIMD” extensions over AVX-512 new - Jorcy Neto - 2016-11-18
last replythread Future “vector+SIMD” extensions over AVX-512 - Agner - 2016-11-18
last replythread Future “vector+SIMD” extensions over AVX-512 new - Jorcy Neto - 2017-06-21
last replythread Future “vector+SIMD” extensions over AVX-512 new - Jorcy Neto - 2017-06-26
last reply Future “vector+SIMD” extensions over AVX-512 new - Jorcy Neto - 2017-08-24
last reply Future instruction set: AVX-512 new - - - 2017-10-20