Agner`s CPU blog

Software optimization resources | E-mail subscription to this blog | www.agner.org

List Messageboards

Test results for AMD Bulldozer processor

Author: Agner	Date: 2012-03-17 01:27
Massimo wrote: the BD decoder is NOT evolved in a 2-1-1-1 (4 instruction) like the IA, but it's still a 2-1-1, so the "4 instr/cycle" is actually a double-path and two single path! The decoder can do 2-1-1 or 1-1-1-1, but not 2-2. So the total decoder throughput is 4 unless there are many double instructions.

Reply To This Message

Previous Message

Test results for AMD Bulldozer processor new - Agner - 2012-03-02

Test results for AMD Bulldozer processor new - Massimo - 2012-03-13

Test results for AMD Bulldozer processor new - Agner - 2012-03-14

Test results for AMD Bulldozer processor new - Alex - 2012-03-14

Test results for AMD Bulldozer processor new - fellix - 2012-03-15

Test results for AMD Bulldozer processor new - Agner - 2012-03-16

Test results for AMD Bulldozer processor new - Massimo - 2012-03-16

Test results for AMD Bulldozer processor - Agner - 2012-03-17

Test results for AMD Bulldozer processor new - avk - 2012-03-17

Test results for AMD Bulldozer processor new - Massimo - 2012-03-17

Test results for AMD Bulldozer processor new - Agner - 2012-03-17

Test results for AMD Bulldozer processor new - Massimo - 2012-03-20

Test results for AMD Bulldozer processor new - Agner - 2012-03-21

Cache WT performance of the AMD Bulldozer CPU new - GordonBGood - 2012-06-05

Test results for AMD Bulldozer processor new - zan - 2012-04-03

Multithreads load-store throughput for bulldozer new - A-11 - 2014-06-27

Multithreads load-store throughput for bulldozer new - Bigos - 2014-06-28

Multithreads load-store throughput for bulldozer new - A-11 - 2014-07-04

Store forwarding stalls of piledriver new - A-11 - 2014-09-07

List Messageboards